最近在研究spice传输线,spice中理想传输线是等效为延迟电路,众所周知,SPICE主要基于节点分析法。每个器件需要提供导纳矩阵。我看了ngspice源代码中的tra器件的导纳矩阵的求解过程,但是没有看懂。不知SPICE中无损传输线模型具体是怎样建立的。另外,感觉tra的导纳矩阵不是直接从传输线的节点的电压和电流关系得到。如有高手知道,还请详解一下。
这是NGSPICE中传输线源代码
#include "cktdefs.h"
#include "tradefs.h"
#include "sperror.h"
#include "suffix.h"
int
TRAaccept(ckt,inModel)
register CKTcircuit *ckt;
GENmodel *inModel;
{
register TRAmodel *model = (TRAmodel *)inModel;
register TRAinstance *here;
register int i=0,j;
double v1,v2,v3,v4;
double v5,v6,d1,d2,d3,d4;
double *from,*to;
int error;
/* loop through all the transmission line models */
for( ; model != NULL; model = model->TRAnextModel ) {
/* loop through all the instances of the model */
for (here = model->TRAinstances; here != NULL ;
here=here->TRAnextInstance) {
if( (ckt->CKTtime - here->TRAtd) > *(here->TRAdelays+6)) {
/* shift! */
for(i=2;i<here->TRAsizeDelay &&
(ckt->CKTtime - here->TRAtd > *(here->TRAdelays+3*i));i++)
{ /* loop does it all */ ; }
i -= 2;
for(j=i;j<=here->TRAsizeDelay;j++) {
from = here->TRAdelays + 3*j;
to = here->TRAdelays + 3*(j-i);
*(to) = *(from);
*(to+1) = *(from+1);
*(to+2) = *(from+2);
}
here->TRAsizeDelay -= i;
}
if(ckt->CKTtime - *(here->TRAdelays+3*here->TRAsizeDelay) >
ckt->CKTminBreak) {
if(here->TRAallocDelay <= here->TRAsizeDelay) {
/* need to grab some more space */
here->TRAallocDelay += 5;
here->TRAdelays = (double *)REALLOC((char *)here->TRAdelays,
(here->TRAallocDelay+1)*3*sizeof(double));
}
here->TRAsizeDelay ++;
to = (here->TRAdelays +3*here->TRAsizeDelay);
*to = ckt->CKTtime;
to = (here->TRAdelays+1+3*here->TRAsizeDelay);
*to = ( *(ckt->CKTrhsOld + here->TRAposNode2)
-*(ckt->CKTrhsOld + here->TRAnegNode2))
+ *(ckt->CKTrhsOld + here->TRAbrEq2)*
here->TRAimped;
*(here->TRAdelays+2+3*here->TRAsizeDelay) =
( *(ckt->CKTrhsOld + here->TRAposNode1)
-*(ckt->CKTrhsOld + here->TRAnegNode1))
+ *(ckt->CKTrhsOld + here->TRAbrEq1)*
here->TRAimped;
#ifdef NOTDEF
v1 = (here->TRAdelays+1+3here->TRAsizeDelay);
v2 = (here->TRAdelays+1+3(here->TRAsizeDelay-1));
v3 = (here->TRAdelays+2+3here->TRAsizeDelay);
v4 = (here->TRAdelays+2+3(here->TRAsizeDelay-1));
if( (FABS(v1-v2) >= 50ckt->CKTreltol
MAX(FABS(v1),FABS(v2))+50ckt->CKTvoltTol) ||
(FABS(v3-v4) >= 50ckt->CKTreltol*
MAX(FABS(v3),FABS(v4))+50ckt->CKTvoltTol) ) {
/ changing - need to schedule after delay /
/printf("%s: at %g set for %g and %g\n",here->TRAname,
ckt->CKTtime,
ckt->CKTtime+here->TRAtd,
(here->TRAdelays+3here->TRAsizeDelay-3)+
here->TRAtd);/
error = CKTsetBreak(ckt,ckt->CKTtime+here->TRAtd);
if(error) return(error);
/ also set for break after PREVIOUS point /
error = CKTsetBreak(ckt,
(here->TRAdelays+3here->TRAsizeDelay -3) +
here->TRAtd);
CKTbreakDump(ckt);
if(error) return(error);
}
#else
v1 = (here->TRAdelays+1+3here->TRAsizeDelay);
v2 = (here->TRAdelays+1+3(here->TRAsizeDelay-1));
v3 = (here->TRAdelays+1+3(here->TRAsizeDelay-2));
v4 = (here->TRAdelays+2+3here->TRAsizeDelay);
v5 = (here->TRAdelays+2+3(here->TRAsizeDelay-1));
v6 = (here->TRAdelays+2+3(here->TRAsizeDelay-2));
d1 = (v1-v2)/ckt->CKTdeltaOld[0];
d2 = (v2-v3)/ckt->CKTdeltaOld[1];
d3 = (v4-v5)/ckt->CKTdeltaOld[0];
d4 = (v5-v6)/ckt->CKTdeltaOld[1];
/printf("%s: at %g derivs are %g, %g and %g, %g\n",
here->TRAname,ckt->CKTtime,d1,d2,d3,d4);/
if( (FABS(d1-d2) >= here->TRAreltolMAX(FABS(d1),FABS(d2))+
here->TRAabstol) ||
(FABS(d3-d4) >= here->TRAreltolMAX(FABS(d3),FABS(d4))+
here->TRAabstol) ) {
/ derivitive changing - need to schedule after delay /
/printf("%s: at %g set for %g\n",here->TRAname,
ckt->CKTtime,
(here->TRAdelays+3here->TRAsizeDelay-3)+here->TRAtd
);/
/printf("%g, %g, %g -> %g, %g \n",v1,v2,v3,d1,d2);/
/printf("%g, %g, %g -> %g, %g \n",v4,v5,v6,d3,d4);/
/ also set for break after PREVIOUS point */
/printf("setting break\n");/
error = CKTsetBreak(ckt,
(here->TRAdelays+3here->TRAsizeDelay -3) +
here->TRAtd);
if(error) return(error);
}
#endif /NOTDEF/
}
}
}
return(OK);
}