使用jesd204b IP核时,无法完成综合,找不到jesd204_0.v

Question

这是我的工程结构，其中jesd204部分在一开始运行综合的时候就出错了，报错如下

* Synthesis

* synth_1

* [Synth 8-6104] Input port 'HA00_N_CC' has an internal driver ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/ADC_PCIE_TOP.v":102]

* [Synth 8-689] width (16) of port connection 'rx_frame_error' does not match port width (8) of module 'jesd204_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":159]

* [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":212]

* [Synth 8-448] named port connection 'gt_txresetdone' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":215]

* [Synth 8-448] named port connection 'gt_rxresetdone' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":216]

* [Synth 8-448] named port connection 'gt_cplllock' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":219]

* [Synth 8-448] named port connection 'gt_loopback' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":222]

* [Synth 8-448] named port connection 'gt_txpostcursor' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":225]

* [Synth 8-448] named port connection 'gt_txprecursor' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":226]

* [Synth 8-448] named port connection 'gt_txdiffctrl' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":227]

* [Synth 8-448] named port connection 'gt_txpolarity' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":228]

* [Synth 8-448] named port connection 'gt_txinhibit' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":229]

* [Synth 8-448] named port connection 'gt_rxpolarity' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":232]

* [Synth 8-448] named port connection 'gt_pcsrsvdin' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":234]

* [Synth 8-448] named port connection 'gt_rxpd' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":237]

* [Synth 8-448] named port connection 'gt_txpd' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":238]

* [Synth 8-448] named port connection 'gt_txprbsforceerr' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":240]

* [Synth 8-448] named port connection 'gt_rxprbssel' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":242]

* [Synth 8-448] named port connection 'gt_rxprbscntreset' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":243]

* [Synth 8-448] named port connection 'gt_rxprbserr' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":244]

* [Synth 8-448] named port connection 'gt_txpcsreset' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":247]

* [Synth 8-448] named port connection 'gt_txpmareset' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":248]

* [Synth 8-448] named port connection 'gt_rxpcsreset' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":251]

* [Synth 8-448] named port connection 'gt_rxpmareset' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":252]

* [Synth 8-448] named port connection 'gt_rxbufreset' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":253]

* [Synth 8-448] named port connection 'gt_rxpmaresetdone' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":254]

* [Synth 8-448] named port connection 'gt_txbufstatus' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":257]

* [Synth 8-448] named port connection 'gt_rxbufstatus' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":260]

* [Synth 8-448] named port connection 'gt_rxrate' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":263]

* [Synth 8-448] named port connection 'gt_eyescantrigger' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":266]

* [Synth 8-448] named port connection 'gt_eyescanreset' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":267]

* [Synth 8-448] named port connection 'gt_eyescandataerror' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":268]

* [Synth 8-448] named port connection 'gt_rxdfelpmreset' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":271]

* [Synth 8-448] named port connection 'gt_rxlpmen' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":272]

* [Synth 8-448] named port connection 'gt_rxcdrhold' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":275]

* [Synth 8-448] named port connection 'gt_dmonitorclk' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":278]

* [Synth 8-448] named port connection 'gt_dmonitorout' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":279]

* [Synth 8-448] named port connection 'gt_rxcommadet' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":282]

* [Synth 8-448] named port connection 'gt0_drpaddr' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":316]

* [Synth 8-448] named port connection 'gt0_drpdi' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":317]

* [Synth 8-448] named port connection 'gt0_drpen' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":318]

* [Synth 8-448] named port connection 'gt0_drpwe' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":319]

* [Synth 8-448] named port connection 'gt0_drpdo' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":320]

* [Synth 8-448] named port connection 'gt0_drprdy' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":321]

* [Synth 8-448] named port connection 'gt1_drpaddr' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":323]

* [Synth 8-448] named port connection 'gt1_drpdi' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":324]

* [Synth 8-448] named port connection 'gt1_drpen' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":325]

* [Synth 8-448] named port connection 'gt1_drpwe' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":326]

* [Synth 8-448] named port connection 'gt1_drpdo' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":327]

* [Synth 8-448] named port connection 'gt1_drprdy' does not exist for instance 'i_jesd204_phy' of module 'jesd204_phy_0' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":328]

* [Synth 8-6156] failed synthesizing module 'jesd204b_base' ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/new/jesd204b_base.v":23]

* [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

* Out-of-Context Module Runs

* fir_compiler_0_synth_1

* [Synth 8-3331] design delay__parameterized12 has unconnected port WE

* [Coretcl 2-1488] Problem adding IP cache entry: Directory already exists: c:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.cache/ip/2018.2/c27de863a44ce5f1

* [Constraints 18-5210] No constraint will be written out.

* fifo_generator_0_synth_1

* [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST

* [Coretcl 2-1488] Problem adding IP cache entry: Directory already exists: c:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.cache/ip/2018.2/ea1923e1fb60cc8e

* [Constraints 18-5210] No constraint will be written out.

* design_1_synth_1

* [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed. ["c:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd":384]

* [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 52 connections, but only 51 given ["C:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v":953]

* [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk

* [Constraints 18-619] A clock with name 'clock_coreboard_200M_clk_p' already exists, overwriting the previous clock with the same name. ["c:/Users/Theonesssssssss/Documents/VivadoData/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc":56]

* [Synth 8-3332] Sequential element (MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31]) is unused and will be removed from module MDM.

* [Synth 8-565] redefining clock 'clock_coreboard_200M_clk_p'

* [Constraints 18-5210] No constraint will be written out.

显示端口不存在，Ip核下的jesd204_0.v和 jesd204_phy_0.v在属性上是本该存在于

但是当我查看对应文件夹的时候,没有对应路径

PS C:\Users\Theonesssssssss\Documents\VivadoData\project_1\project_1.srcs\sources_1\ip> ls


   Directory: C:\Users\Theonesssssssss\Documents\VivadoData\project_1\project_1.srcs\sources_1\ip


Mode                LastWriteTime        Length Name

----                -------------        ------ ----

d----          2025/3/12   21:59               .Xil

la---          2025/3/11    9:26      11675856 blk_mem_gen_0.xcix

la---          2025/3/11    9:22         94294 clk_wiz_0.xcix

la---          2025/3/11    9:21         94044 clk_wiz_1.xcix

la---          2025/3/11    9:22      15443423 fifo_generator_0.xcix

la---          2025/3/11    9:26       5320476 fir_compiler_0.xcix

la---          2025/3/11    9:24      16404262 ila_0.xcix

la---          2025/3/11    9:23      16404755 ila_2.xcix

-a---          2025/3/12   17:19       3437424 jesd204_0.xcix

-a---          2025/3/12   17:09       3409671 jesd204_1.xcix

-a---          2025/3/12   17:09       1128837 jesd204_phy_0.xcix


PS C:\Users\Theonesssssssss\Documents\VivadoData\project_1\project_1.srcs\sources_1\ip>

这是另一个同样项目的完整工程的结构，显示这个位置本该是

我是照着别人项目做的，但是去问的时候人家说是根据两个IP核的示例工程中的某个文件来在jesd204b_base.v中例化，其他的对方不记得了，这里想问下这个问题该怎么解决？

Answer 1

阿里嘎多学长整理AIGC生成，因移动端显示问题导致当前答案未能完全显示，请使用PC端查看更加详细的解答过程

解答

根据你的问题， jesd204b IP核在综合时无法完成，报错找不到 jesd204_0.v 文件。这个问题可能是由于 IP核的路径设置不正确或 IP核本身的问题。

首先，检查你的工程结构，确保 jesd204b IP核的路径正确。可以尝试以下步骤：

1. 检查 IP核的路径是否正确，确保它在你的工程目录下。
2. 检查 IP核的名称是否正确，确保它是 jesd204_0。
3. 检查 IP核的版本是否正确，确保它是最新版本。

如果上述步骤都没有解决问题，可以尝试以下解决方案：

1. 重新生成 IP核的文件，确保它包含 jesd204_0.v 文件。
2. 检查 IP核的依赖关系，确保它没有依赖其他文件或 IP核。
3. 尝试使用其他 IP核或模块来代替 jesd204b IP核。

如果你仍然无法解决问题，可以提供更多的信息和错误日志，我将尽力帮助你解决问题。

Answer 2

让 “紫雾凌寒” 来帮你回答,本回答结合 DeepSeek

如果您觉得有用,如果还有问题，请评论或点击头像私信

1. 关键点分析：
   - 综合出错且找不到jesd204_0.v文件，说明工程在查找该文件时出现问题，可能是文件路径设置错误、文件未正确添加到工程中或IP核本身存在异常。
2. 解决方案：
   - 首先检查IP核的添加是否正确。在工程中找到添加IP核的相关设置，确认jesd204b IP核已成功添加且路径正确。
   - 查看工程目录结构，确保jesd204_0.v文件确实存在于预期的位置。如果文件被误删除或移动，需要恢复到正确位置。
   - 检查综合工具的设置，看是否有关于文件查找路径的配置。如果需要，可以手动添加包含jesd204_0.v文件的目录到综合工具的搜索路径中。
   - 尝试重新生成IP核。有时候IP核生成过程中可能出现错误，导致文件生成不完整或路径错误。删除现有IP核并重新添加，按照正确步骤重新生成，确保生成过程没有报错。
   - 示例代码：假设使用Vivado进行综合。如果要手动添加路径，可以在Tcl控制台输入以下命令（假设jesd204_0.v文件在/path/to/jesd_files目录下）：
   tcl set_property SEARCH_PATH "/path/to/jesd_files" [current_project]
3. 总结：
   - 综合时找不到jesd204_0.v文件主要是工程设置或IP核生成方面的问题。通过检查IP核添加、文件路径、重新生成IP核等步骤，一般可以解决该问题，使综合能够顺利完成。

希望以上解答对您有所帮助。如果您有任何疑问，欢迎在评论区提出。

Answer 3

让【道友老李】来帮你解答，本回答参考gpt编写，并整理提供，如果还有疑问可以点击头像关注私信或评论。

如果答案让您满意，请采纳、关注，非常感谢！

这些错误提示表明在综合过程中，输入端口'HA00_N_CC'存在内部驱动器，端口连接'rx_frame_error'的宽度与模块'jesd204_0'的端口宽度不匹配，并且实例的所有输出都未连接，逻辑可能会被移除。此外，还指出了模块'jesd204_phy_0'中的实例'i_jesd204_phy'的命名端口连接不存在。 要解决这些问题，需要检查RTL代码中相关模块和端口的定义和连接，确保端口宽度匹配，实例连接正确。如果确实存在命名端口不存在的情况，可能需要在相应的模块中添加这些端口。 以下是可能的解决方案示例：

// 修改相关RTL代码，确保端口宽度匹配
module ADC_PCIE_TOP (
    input wire HA00_N_CC,
    ...
);
...
endmodule
// 添加缺失的命名端口连接
module jesd204_phy_0 (
    ...
    input wire gt_txresetdone,
    input wire gt_rxresetdone,
    input wire gt_cplllock,
    input wire gt_loopback,
    input wire gt_txpostcursor,
    input wire gt_txprecursor,
    input wire gt_txdiffctrl,
    input wire gt_txpolarity,
    input wire gt_txinhibit,
    input wire gt_rxpolarity,
    input wire gt_pcsrsvdin
);
...
endmodule

通过对RTL代码进行修改，并确保端口连接正确，可以解决这些综合错误。

Answer 4

让【宝码香车】来帮你解答，本回答参考DeepSeek编写，并整理提供，如果还有疑问可以点击头像关注私信或评论。

如果答案让您满意，请采纳、关注，非常感谢！

---

从你提供的错误信息和描述来看，问题主要集中在以下几个方面：

1. 端口不匹配：jesd204b_base.v 文件中例化的 jesd204_phy_0 模块的端口与实际的 jesd204_phy_0 模块端口不匹配。具体来说，jesd204b_base.v 中例化的端口在 jesd204_phy_0 模块中并不存在。

2. 文件缺失：jesd204_0.v 和 jesd204_phy_0.v 文件在工程中找不到，但根据你的描述，这些文件应该是存在的。

3. IP核配置问题：可能是你在生成 IP 核时没有正确配置，或者生成的 IP 核文件没有正确添加到工程中。

解决方案

1. 检查 IP 核配置

首先，确保你在 Vivado 中正确生成了 jesd204_0 和 jesd204_phy_0 IP 核，并且这些 IP 核的配置是正确的。你可以通过以下步骤来检查：

• 打开 Vivado 工程。
• 在 Sources 窗口中，展开 IP Sources，找到 jesd204_0 和 jesd204_phy_0。
• 双击这些 IP 核，打开 IP 核配置界面，检查配置是否正确。

2. 重新生成 IP 核

如果发现配置有问题，可以尝试重新生成这些 IP 核：

• 在 Sources 窗口中，右键点击 jesd204_0 和 jesd204_phy_0，选择 Generate Output Products。
• 确保生成的文件路径正确，并且文件已经添加到工程中。

3. 检查端口连接

在 jesd204b_base.v 文件中，检查 jesd204_phy_0 的例化部分，确保所有端口连接正确。你可以参考 IP 核的示例工程中的例化代码。

例如，假设 jesd204_phy_0 的端口定义如下：

module jesd204_phy_0 (
    input  wire        gt_txresetdone,
    input  wire        gt_rxresetdone,
    input  wire        gt_cplllock,
    // 其他端口
);

那么在 jesd204b_base.v 中的例化部分应该是这样的：

jesd204_phy_0 i_jesd204_phy (
    .gt_txresetdone(gt_txresetdone),
    .gt_rxresetdone(gt_rxresetdone),
    .gt_cplllock(gt_cplllock),
    // 其他端口连接
);

4. 检查文件路径

确保 jesd204_0.v 和 jesd204_phy_0.v 文件在工程中的路径正确。如果文件缺失，可以尝试重新生成 IP 核，或者手动添加这些文件到工程中。

5. 清理和重新综合

在 Vivado 中，执行以下步骤：

• 点击 Flow Navigator 中的 Run Synthesis。
• 如果综合失败，可以尝试清理工程：Tools -> Clean Project Files，然后重新综合。

6. 参考示例工程

如果问题依然存在，建议参考 IP 核的示例工程，看看示例工程中是如何例化这些 IP 核的。通常，Xilinx 提供的 IP 核会附带示例工程，你可以从中找到正确的例化方式。

总结

问题的核心在于端口不匹配和文件缺失。通过检查 IP 核配置、重新生成 IP 核、检查端口连接和文件路径，应该能够解决这个问题。如果问题依然存在，建议参考 Xilinx 的官方文档或社区论坛，获取更多帮助。